—————————————————————please check details before biding————————————————————
The objective of Project 1 is to help students understand and be able to simulate and
layout some basic CMOS logic gates. This project will also help students become familiar
with the Cadence Virtuoso tools. It includes some widely used basic CMOS logic gates.
The circuits to be designed are listed below. (Note: All W/L values are in units of μm.)