CDA 4213 001L/CIS 6930 012
Fall 2021
CMOS VLSI Design
Lab 2 Report
Canvas Submission
Due: 11:59 PM, 19th Sept. 2021
Note: Upload PDF version of this report. Only PDF format is accepted.
Today’s Date:
Your Name:
Your U Number:
No. of Hours Spent:
Exercise Difficulty:
(Easy, Average, Hard)
Any Other Feedback:
Question 1 (5 pts): NMOS Transistor
Include the following
a) Transistor level diagram
b) Screenshot of schematic
c) Waveform results
d) Explain how you demonstrate that NMOS transistor is good (poor) conductor of 0 (1).
Question 2 (5 pts): PMOS Transistor
Include the following
a) Transistor level diagram
b) Screenshot of schematic
c) Waveform results
d) Explain how you demonstrate that PMOS transistor is good (poor) conductor of 1 (0).
Question 3 (10 pts): Transmission Gate
Include the following
a) Transistor level diagram
b) Screenshot of schematic
c) Waveform results
Question 4 (10 pts): 2-input Multiplexor
Include the following
a) Transistor level diagram
b) Screenshot of schematic
c) Waveform results
3